## We claim:

5

10

20

25

1. A sample and hold circuit having an input and an output, comprising:

at least one capacitive element for retaining a charge, said at least one capacitive element connected to a node between said input and said output;

at least one input switch for selectively connecting said at least one capacitive element to said input;

at least one output switch for selectively connecting said at least one capacitive element to said output; and

an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage.

- 15 2. The sample and hold circuit of claim 1, wherein said sample and hold circuit is part of a preamplifier for a head bias circuit in a storage system.
  - 3. The sample and hold circuit of claim 1, wherein at least one of said input and output switches has a leakage effect represented by a resistor in parallel with said input or output switch and a voltage drop across said resistor is limited to said offset voltage.
  - 4. The sample and hold circuit of claim 1, further comprising at least two switches associated with at least one of said input and output switches, wherein said at least two switches selectively connect at least one of said input and output switches to an output of said amplifier in a hold mode or standard voltages in a write mode to reduce leakage effects due to parasitic diodes in said at least one of said input and output switches.
  - 5. The sample and hold circuit of claim 1, wherein said output provides a DC bias for a magneto-resistive head in a disc drive.

- 6. The sample and hold circuit of claim 1, wherein said sample and hold circuit provides a hold time of at least approximately 200 microseconds.
- 7. The sample and hold circuit of claim 1, wherein said limited voltage drop across at least one of said input and output switches reduces a leakage of said sample and hold circuit.
  - 8. A method for reducing leakage in a sample and hold circuit having at least one capacitive element for retaining a charge, said method comprising the steps of:

configuring at least one input switch to selectively connect said at least one capacitive element to said input;

configuring at least one output switch to selectively connect said at least one capacitive element to said output; and

limiting a voltage drop across at least one of said input and output switches to an offset voltage of an amplifier connected to said at least one capacitive element.

15

25

30

10

- 9. The method of claim 8, wherein said sample and hold circuit is part of a preamplifier for a head bias circuit in a storage system.
- 10. The method of claim 8, wherein at least one of said input and output switches has
  20 a leakage effect represented by a resistor in parallel with said input or output switch and a
  voltage drop across said resistor is limited to said offset voltage.
  - 11. The method of claim 8, further comprising the steps of configuring at least two switches associated with at least one of said input and output switches, wherein said at least two switches selectively connect at least one of said input and output switches to an output of said amplifier in a hold mode or standard voltages in a write mode to reduce leakage effects due to parasitic diodes in said at least one of said input and output switches.
  - 12. The method of claim 8, wherein said sample and hold circuit provides a hold time of at least approximately 200 microseconds.

- 13. The method of claim 8, wherein said step of limiting a voltage drop across at least one of said input and output switches reduces a leakage of said sample and hold circuit.
- 5 14. A disc drive, comprising:

a magneto-resistive read head; and

a sample and hold circuit having an input and an output, comprising:

- (i) at least one capacitive element for retaining a charge, said at least one capacitive element connected to a node between said input and said output;
- (ii) at least one input switch for selectively connecting said at least one capacitive element to said input;
- (iii) at least one output switch for selectively connecting said at least one capacitive element to said output; and
- (iv) an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage.
- 15. The disc drive of claim 14, wherein said sample and hold circuit is part of a preamplifier for a head bias circuit in a storage system.
- 16. The disc drive of claim 14, wherein at least one of said input and output switches has a leakage effect represented by a resistor in parallel with said input or output switch and a voltage drop across said resistor is limited to said offset voltage.
- 25 17. The disc drive of claim 14, further comprising at least two switches associated with at least one of said input and output switches, wherein said at least two switches selectively connect at least one of said input and output switches to an output of said amplifier in a hold mode or standard voltages in a write mode to reduce leakage effects due to parasitic diodes in said at least one of said input and output switches.

10

15

20

- 18. The disc drive of claim 14, wherein said output provides a DC bias for a magnetoresistive head in said disc drive.
- 19. The disc drive of claim 14, wherein said sample and hold circuit provides a hold time of at least approximately 200 microseconds.
  - 20. The disc drive of claim 14, wherein said limited voltage drop across at least one of said input and output switches reduces a leakage of said sample and hold circuit.

10